

Index

A

Acquisition clock, TTY setup, 3–11
AFC
 algorithms, 5–5
 analog, 2–7
 digital
 from backpanel, 2–18
 from DAFC, 2–26
 TTY setup, 3–31
Angle synchronization, introduction, 1–13
Angle syncing, LSYNC command, 6–37
Archive format, for output data, 1–17
Autocorrelations, algorithms, 5–12
Automatic Frequency Control. *See* AFC

B

Back panel, main chassis, C–2
BNC connectors, main chassis, C–14
Burst pulse, introduction, 1–10
Byte order
 jumper setting JP3, 2–21
 TTY setup, 3–5

C

CCOR threshold
 algorithms, 5–17
 qualifier, 5–19
CFGINTF command, 6–44
Chassis, general description, C–1
Clutter correction. *See* CCOR
Clutter filter
 algorithms, 5–11
 characteristics, A–1
 clutter power threshold, 1–23
 comparison of FFT and pulse pair, 5–64
 LFCOEFS command, 6–43
 LFILT command, 6–21
 microsuppression
 algorithms, 5–13

 TTY setup, 3–17
 specifications, 1–23
 TTY setup, 3–20
Coax drivers
 installation, 2–16
 specifications, 1–25
Computed parameters, specifications, 1–22
Corrected reflectivity, introduction, 1–17
Correction for Tx Power, algorithms, 5–9

D

D connectors, main chassis, C–2
DAFC. *See* AFC, digital
Debug Options, TTY setup, 3–39
Diagnostics
 power-up self-tests, 1–19 , 1–24
 TTY setup, 3–4
Differential phase. *See* PhiDP
Differential reflectivity. *See* ZDR
DISPLAY connector, main chassis, pin assignments, C–13
Display format, for output data, 1–17
Doppler doubler. *See* Random phase
DSP clock, TTY setup, 3–11
Dual polarization
 algorithms, 5–36
 calibration, 5–61
 dual channel receiver, 5–40
 KDP calculation, 5–49
 modes, 5–42
 notation, 5–42
 radar systems, 5–38
 signal generator tests, 5–78
 simultaneous receive example, 5–40
 standard moments, 5–50
 thresholding, 5–60
Dual polarization , modes
 alternating dual channel, 5–48
 alternating single channel, 5–47
 fixed transmit, 5–45
 simultaneous transmit, 5–46
Dual PRF. *See* Velocity unfolding
Dual PRT. *See* Velocity unfolding

E

ENDRAY_ output
 installation, 2–16
 introduction, 1–15

F

FFT mode
 algorithms, 5–64
 TTY setup, 3–16
FIFO, output, 6–1
FIR filter
 algorithms, 5–4
 specifications, 1–21
 TTY setup, 3–27
Fourier transform. *See* FFT
Front panel, main chassis, C–2
Fuses, main chassis, C–2

G

Get processor parameters, GPARM command, 6–22
GPARM
 command, 6–22
 in real time display, B–5

H

Host computer interface
 See also SCSI interface
 complete command list, 6–1
 TTY setup, 3–5

I

IF
 bandwidth, 2–2
 frequency selection
 installation, 2–7
 TTY setup, 3–29
 saturation, 2–2
 signal level, 2–4
 signal processing, 5–4
 specifications, 1–21

IFD module, C–3
 installation, 2–1
IIR filter. *See* Clutter filter
Initiate processing, PROC command, 6–13
Installation, test procedure, E–1
Interference Filter
 algorithms, 5–7
 CFGINTF command, 6–44
Intermediate frequency. *See* IF
IOTEST command, 6–10

J

Jumpers, complete listing, 2–20

K

KDP
 algorithm. *See* Dual Polarization
 description, 5–36
Klystron, introduction, 1–9

L

Large-signal linearization, algorithms, 5–9
LDR
 algorithm. *See* Dual polarization
 description, 5–37
LDRNV command, 6–40
LEDs
 front panel, C–2
 on IFD, 2–11
 SLED command, 6–39
 TTY setup, 3–39
LFCOEFS command, 6–43
LFILT command, 6–21
LOG filter, threshold qualifier, 5–19
LOG threshold, algorithms, 5–18
LRMSK command, 6–2
LSIMUL command, 6–31
LSYNC command, 6–37

M

Magnetron, introduction, 1–7
Main board, installation, 2–13
Matched filter. *See* FIR filter

Mean velocity. *See* Velocity
MISC connector, main chassis, pin assignments, C-12
MMJ connector, pin assignments, 2-23

N

Noise sample, SNOISE command, 6-11
Non-volatile RAM, write enable jumper JP5, 2-21
Non-volatile setup. *See* TTY setup
NOP command, 6-2

O

Optional argument list, XARGS command, 6-42
OTEST command, 6-11

P

Parallel interface, 2-20
 selection jumpers JP17 & JP18, 2-21
 termination jumper JP16, 2-21
 TTY setup, 3-6
Phase control
 jumpers JP23, 24, 2-22
 specifications, 1-25
 TTY setup, 3-41
PhiDP
 algorithm. *See* Dual Polarization
 description, 5-36
Pin assignments
 DIN connector
 RVP7/AUX board, 2-25
 SCSI interface, 2-24
 MMJ connector, 2-23
PLD revision, TTY setup, 3-7
Polarization control
 jumpers JP23, 24, 2-22
 specifications, 1-25
Power supplies, TTY setup, 3-16
PPP mode, TTY setup, 3-16
Pretrigger time, external trigger input, 1-24
PRF
 limits, PWINFO command, 6-35

 measured, 1-24
 protection, external trigger input, 1-24
 range
 external trigger input, 1-24
 internal trigger generator, 1-24
 SETPWF command, 6-36
 TTY setup, 3-22 , 3-26
PROC command, 6-13
Pulse-pair processing. *See* PPP
Pulses/ray, specifications, 1-22
Pulsewidth control
 installation, 2-17
 introduction, 1-18
 PWINFO command, 6-35
 SETPWF command, 6-36
 specifications, 1-25
 TTY setup, 3-22
PWINFO command, 6-35

R

R2 processing, TTY setup, 3-17
Random phase
 algorithms, 5-72
 introduction, 1-16
 TTY setup, 3-21
Range averaging
 algorithms, 5-13
 LRMSK command, 6-3
 specifications, 1-14
Range mask, load command (LRMSK), 6-2
Range normalization
 LDRNV command, 6-40
 specifications, 1-22
Range resolution
 specifications, 1-22
 TTY setup, 3-26
RBACK command, 6-41
RCP serial angles, TTY setup, 3-14
Real time display
 commands, B-2
 description, B-1
 serial data output, B-6
 specifications, 1-24
 TTY setup, 3-14
Real time TTY, TTY setup, 3-40

Reflectivity
 algorithms, 5–13
 introduction, 1–17
Reflectivity calibration, 5–25
Reset, TTY setup, 3–3 , 3–13
RESET command, 6–33
Reset time, TTY setup, 3–6
RESET_ input, enable jumper JP7, 2–21
RhoHV, description, 5–37
ROM revision, TTY setup, 3–4
Roundtrip delay, TTY setup, 3–6
RVP7/AUX board, 2–25
 DIN connector, pin assignments, 2–25

S

Saturation headroom, TTY setup, 3–18
Scope holdoff ratio, TTY setup, 3–13
SCSI interface
 address jumpers JP20, 21, 22, 2–22
 DIN connector, pin assignments, 2–24
 main chassis, J1 pin assignments, C–15
 selection jumpers JP17 & JP18, 2–21
 signal description, 2–18
 specifications, 1–25
 termination jumper JP16, 2–21
Serial clock, TTY setup, 3–12
SETPWF command, 6–36
Setup TTY. *See* TTY setup
SIG threshold, algorithms, 5–18
Signal quality index. *See* SQI
Signal-to-noise ratio. *See* SNR
Simulations
 burst pulse, TTY setup, 3–35
 LSIMUL command, 6–31
 output data, TTY setup, 3–39
 TAG lines, TTY setup, 3–39
SLED command, 6–39
SNOISE command, 6–11
SNR, thresholding, 1–23
SOPRM command, 6–4
Speckle filter
 algorithms, 5–21
 specifications, 1–23

Spectrum width
 algorithms, 5–15
 introduction, 1–17
SQI threshold
 algorithms, 5–16
 qualifier, 5–19
 specifications, 1–23
STAR, 5–46
Synchronized rays, specifications, 1–23

T

TAG lines
 chassis pin assignments, C–11
 installation and operation, 2–17
 introduction, 1–13
 radar control signals, 1–25
 TTY setup, 3–19
Testing
 test procedure, E–1
 with signal generator, 5–77
TGEN output, installation, 2–16
Thresholding
 algorithms, 5–19
 adjusting, 5–20
 specifications, 1–23
Time series, 1–23
 algorithms, 5–11
Trigger
 external input
 specifications, 1–24
 termination jumper JP11, 2–21
 TTY setup, 3–22
 installation, 2–15
 internal generator, specifications, 1–24
 introduction, 1–18
 outputs, TRIGWF command, 6–33
 TTY setup, 3–22
 waveform, example of Dual PRF, 5–35
TRIGIN input, 2–16
TRIGWF command, 6–33
TTL outputs, installation, 2–16
TTY setup
 baud rate jumper JP4, 2–21
 complete listing, 3–1
 M+ – debug options, 3–39

M* – stand alone settings, 3–37
Mb – burst pulse and AFC, 3–29
Mc – board configuration, 3–11
Mf – clutter filters, 3–20
Mp – processing options, 3–16
Mt – general trigger setups, 3–22
Mz – transmitter phase control, 3–41
P+ – plot test pattern, 4–3
Pb – plot burst pulse timing, 4–6
Pr – plot receiver waveforms, 4–23
Ps – plot burst spectra and AFC, 4–11
specifications, 1–24
TTYOP command, 6–39
V – view internal status, 3–4
TTYOP command, 6–39

U

Uncorrected reflectivity, introduction, 1–17
Unfolding. *See* Velocity unfolding

V

Velocity
 algorithms, 5–15
 introduction, 1–17
Velocity unfolding
 algorithms, 5–30 , 5–32
 introduction, 1–14
 specifications, 1–22

W

Watchdog autoreset, TTY setup, 3–15
WSP threshold, qualifier, 5–19

X

XARGS command, 6–42

Z

ZDR
 algorithm. *See* Dual polarization
 description, 5–36